View HD74LVCC32_225556.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HD74LVCC3245A
Octal Bus Transceiver with adjustable output voltage and 3-state Outputs
REJ03D0379-0200 Rev.2.00 Oct. 21, 2004
Description
The HD74LVCC3245A has eight bus transceivers with three state outputs in a 24 pin package. When (DIR) is high, data flows from the A inputs to the B outputs, and when (DIR) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input (OE) high level. This 8-bit non-inverting bus transceiver contains two separate power-supply rails. And this product has two terminals (VCCA, VCCB), VCCA is connected with control input and A bus side, VCCB is connected with B bus side. VCCA and VCCB are isolated. The B port is designed to track VCCB, which accepts voltage from 3 V to 5.5 V, and the A port is designed to track VCCA, which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3 V to a 5 V system environment and vice versa, or from a 2.5 V to a 3.3 V system environment and vice versa. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.
Features
* This product function as level shift transceiver that change VCCA input level to VCCB output level, VCCB input level to VCCA output level by providing different supply voltage to VCCA and VCCB. * This product is able to the power management : Turn on and off the supply on VCCB side with providing the supply of VCCA (Enable input (OE) : High level) * VCCA = 2.3 V to 3.6 V, VCCB = 3.0 V to 5.5 V * All control input VI (max) = 5.5 V (@VCCA = 0 V to 5.5 V) * All A bus side input outputs VI/O (max) = 5.5 V (@VCCA = 0 V or output off state) * All B bus side input outputs VI/O (max) = 5.5 V (@VCCB = 0 V or output off state) * High output current A bus side: 8 mA (@VCCA = 2.3 V) 12 mA (@VCCA = 2.7 V) 24 mA (@VCCA = 3.0 V) B bus side: 24 mA (@VCCB = 3.0 V) * Ordering Information
Part Name HD74LVCC3245ATEL Package Type TSSOP-24 pin Package Code TTP-24DBV T Package Abbreviation Taping Abbreviation (Quantity) EL (1,000 pcs/reel)
Rev.2.00 Oct. 21, 2004 page 1 of 10
HD74LVCC3245A
Function Table
Inputs OE L L H H: High level L: Low level X: Immaterial Z: High impedance L H X DIR Operation B data to A bus A data to B bus Z
Pin Arrangement
VCCA 1 DIR 2 A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9 A8 10 GND 11 GND 12
24 VCCB 23 NC 22 OE 21 B1 20 B2 19 B3 18 B4 17 B5 16 B6 15 B7 14 B8 13 GND
(Top view)
Rev.2.00 Oct. 21, 2004 page 2 of 10
HD74LVCC3245A
Absolute Maximum Ratings
Item Supply voltage Input voltage*1 Input / output voltage Symbol VCCA, VCCB VI VI/O Ratings -0.5 to 6.0 -0.5 to 6.0 -0.5 to VCCA+0.5 -0.5 to 6.0 -0.5 to VCCB+0.5 -0.5 to 6.0 -50 -50 50 50 100 862 -65 to 150 Unit V V V Conditions DIR, OE A port output "H" or "L" A port output "Z" or VCCA : OFF B port output "H" or "L" B port output "Z" or VCCB : OFF VI < 0 VO < 0 VO > VCC+0.5
Input diode current Output diode current Output current VCCA, VCCB, GND current Maximum power dissipation *2 at Ta = 25C (in still air) Storage temperature
IIK IOK IO ICCA, ICCB, IGND PT Tstg
mA mA mA mA mW C
TSSOP
Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed. 2. The maximum package power dissipation was calculated using a junction temperature of 150C.
Recommended Operating Conditions
Ratings 2.3 to 3.6 3.0 to 5.5 Input / output voltage 0 to 5.5 0 to VCCA 0 to 5.5 0 to VCCB 0 to 5.5 Output current IOHA -8 -12 -24 IOHB -24 IOLA 8 12 24 IOLB 24 Input transition rise or fall time t / v 10 Operating temperature Ta -40 to 85 Note: Unused or floating inputs must be held high or low. Supply voltage Item Symbol VCCA VCCB VI VI/O Unit V V DIR, OE A port output "H" or "L" A port output "Z" or VCCA : OFF B port output "H" or "L" B port output "Z" or VCCB : OFF VCCA = 2.3 V VCCA = 2.7 V VCCA = 3.3 V VCCB = 3.0 V VCCA = 2.3 V VCCA = 2.7 V VCCA = 3.3 V VCCB = 3.0 V Conditions
mA
ns / V C
Rev.2.00 Oct. 21, 2004 page 3 of 10
HD74LVCC3245A
Block Diagram
DIR 2 22 A1 3 21 B1 OE
To seven other channels
Electrical Characteristics
(Ta = -40 to 85C)
Item Input voltage Symbol VIHA VIHB VIH VILA VILB VIL Output voltage VOHA VCCA (V) 2.3 2.7 to 3.6 2.3 to 3.6 2.3 to 3.6 2.3 2.7 to 3.6 2.3 2.7 to 3.6 2.3 to 3.6 2.3 to 3.6 2.3 2.7 to 3.6 3.0 2.3 2.7 3.0 3.0 2.7 3.0 2.3 2.7 3.0 2.7 3.0 2.3 2.7 3.0 2.7 3.0 2.3 3.0 3.0 VCCB (V) 3.0 3.0 to 5.5 2.7 to 3.6 4.5 to 5.5 3.0 3.0 to 5.5 3.0 3.0 to 5.5 2.7 to 3.6 4.5 to 5.5 3.0 3.0 to 5.5 3.0 3.0 3.0 3.0 3.0 4.5 3.0 3.0 3.0 3.0 4.5 3.0 3.0 3.0 3.0 4.5 3.0 3.0 3.0 4.5 Min 1.7 2 2 VCCBx0.7 1.7 2 2.9 2.0 2.2 2.4 2.2 2.0 2.9 2.4 2.4 2.2 3.2 Max 0.7 0.8 0.8 VCCBx0.3 0.7 0.8 0.1 0.6 0.5 0.5 0.5 0.1 0.4 0.5 0.5 Unit V Test Conditions A port B port Control input A port B port Control input V IOH = -100 A IOH = -8 mA IOH = -12 mA IOH = -24 mA IOH = -100 A IOH = -12 mA IOH = -24 mA IOL = 100 A IOL = 8 mA IOL = 12 mA IOL = 24 mA IOL = 100 A IOL = 12 mA IOL = 24 mA
VOHB
VOLA
VOLB
Rev.2.00 Oct. 21, 2004 page 4 of 10
HD74LVCC3245A
Electrical Characteristics (cont)
(Ta = -40 to 85C)
Item Input current Off state output current Output leak current Quiescent supply current Symbol IIN IOZ IOFF ICCA VCCA (V) 3.6 3.6 0 3.6 3.6 VCCB (V) 3.6 5.5 3.6 5.5 0 OPEN 3.6 5.5 Min 1 5 20 50 50 50 Max Unit Test Conditions A Control input VI = VCCA or GND A A A VI(CONT) = VIH or VIL VO = VCCA, VCCB or GND A port, VI/O = 5.5 V B port, VI/O = 3.6 V An = VCCA or GND, Control input = VCCA B to A, Control input =VCCA or GND Bn = VCCB or GND, IO(A port) = 0 A to B, Control input =VCCA or GND An = VCCA or GND, IO(B port) = 0 mA A port or Control input One input at VCCA-0.6V, Other input at VCCA at GND
ICCB
3.6
3.6 5.5

50 80
Increase in ICC *1 per input
ICCA
3.6
3.6
0.5
B port , One input at VCCB-0.6 V Other input at VCCB or GND Control input at GND Notes: For condition shown as Min or Max, use the appropriate values under recommended operating conditions. 1. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
ICCB
3.6
3.6
0.5
Capacitance
(Ta = 25C)
Item Control Input, capacitance Input / output capacitance Symbol VCCA (V) VCCB (V) Min CIN 3.3 5 CI/O 3.3 5 Typ 5 11 Max Unit Test Conditions pF VI = VCCA or GND pF A port, VI = VCCA or GND, B port, VI = VCCB or GND
Rev.2.00 Oct. 21, 2004 page 5 of 10
HD74LVCC3245A
Switching Characteristics
Ta = -40 to 85C, VCCA = 2.50.2 V, VCCB = 3.30.3 V
Item Propagation delay time Symbol tPLH tPHL tPLH tPHL tZH tZL tZH tZL tHZ tLZ tHZ tLZ 1 1 1 1 1 1 1 1 1 1 1 1 Min Typ Max 9.1 9.4 9.9 11.2 12.9 14.5 12.8 13 6.9 7.1 8.9 8.8 Unit ns Test conditions From(Input) To(Output) CL = 50 pF A B RL = 500 B ns CL = 50 pF RL = 500 OE OE ns CL = 50 pF RL = 500 OE OE A A B A B
Output enable time
Output disable time
Ta = -40 to 85C, VCCA = 2.7 to 3.6 V, VCCB = 3.30.3 V
Item Propagation delay time Symbol Min tPLH 1 tPHL 1 tPLH 1 1 tPHL tZH 1 tZL 1 tZH 1 tZL 1 tHZ 1 tLZ 1 tHZ 1 tLZ 1 Typ Max 7.2 7.1 7.6 6.4 9.5 9.7 9.9 9.2 6.9 6.6 7.9 7.5 Unit ns Test conditions From(Input) To(Output) CL = 50 pF A B RL = 500 B ns CL = 50 pF RL = 500 OE OE ns CL = 50 pF RL = 500 OE OE A A B A B
Output enable time
Output disable time
VCCA = 2.7 to 3.6 V, VCCB = 5.00.5 V
Item Propagation delay time Symbol tPLH tPHL tPLH tPHL tZH tZL tZH tZL Output disable time tHZ tLZ tHZ tLZ 1 1 1 1 1 1 1 1 1 1 1 1 Min Typ Max 5.3 6 7 5.8 9.5 9.2 8.4 8.1 7.8 7 7 7.3 Unit ns Test conditions From(Input) To(Output) CL = 50 pF A B RL = 500 B ns CL = 50 pF RL = 500 OE OE ns CL = 50 pF RL = 500 OE OE A A B A B
Output enable time
Rev.2.00 Oct. 21, 2004 page 6 of 10
HD74LVCC3245A
Operating Characteristics
Item Power dissipation capacitance Symbol CPD VCCA (V) VCCB (V) Min 3.0 5.0 Typ 38 Max Unit Test Conditions pF f = 10 MHz CL = 0
Power-up considerations
Level-translation devices offer an opportunity for successful mixed-voltage signal design.A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems. 1. 2. 3. 4. Connect ground before any supply voltage is applied. Next, power up the control side of the device. (Power up of VCCA is first. Next power up is VCCB. ) Tie OE to VCCA with a pullup resistor so that it ramps with VCCA. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with VCCA. Overwise, keep DIR low.
Test Circuit
See under table 500 S1 OPEN GND
*1
CL = 50 pF
500
Load circuit for outputs S1 Symbol VCCA = 2.50.2 V VCCB = 3.30.3 V A/OE to B t PLH / tPHL t ZH / t HZ t ZL / t LZ OPEN GND 6V VCCA = 2.7 to 3.6 V VCCB = 3.30.3 V VCCA = 2.7 to 3.6 V VCCB = 50.5 V B/OE to A OPEN GND 6V
B/OE to A A/OE to B OPEN GND 2 x VCCA OPEN GND 6V
B/OE to A A/OE to B OPEN GND 6V OPEN GND 2 x VCCB
Note: 1. CL includes probe and jig capacitance.
Rev.2.00 Oct. 21, 2004 page 7 of 10
HD74LVCC3245A Waveforms - 1
tr 90 % Input 10 % t PLH Vref1 90 % Vref1 10 % t PHL V OH Output Vref2 Vref2 V OL VCCA = 2.50.2 V VCCB = 3.30.3 V A to B VIH Vref1 Vref2 VCCA 1/2 VCCA 1.5 V B to A 2.7 V 1.5 V 1/2 VCCA VCCA = 2.7 to 3.6 V VCCB = 3.30.3 V A to B 2.7 V 1.5 V 1.5 V B to A 2.7 V 1.5 V 1.5 V VCCA = 2.7 to 3.6 V VCCB = 50.5 V A to B 2.7 V 1.5 V 1/2 VCCB B to A VCCB 1/2 VCCB 1.5 V GND tf VIH
Symbol
Rev.2.00 Oct. 21, 2004 page 8 of 10
HD74LVCC3245A Waveforms - 2
tf 90 % Output Control Vref1 10 % t ZL 10 % t LZ VOH Waveform - A Vref2 VrefL t ZH t HZ VrefH Vref2 GND VCCA = 2.50.2 V VCCB = 3.30.3 V OE to B VIH Vref1 Vref2 VrefH VrefL VCCA 1/2 VCCA 1.5 V OE to A VCCA 1/2 VCCA 1/2 VCCA VCCA = 2.7 to 3.6 V VCCB = 3.30.3 V OE to B 2.7 V 1.5 V 1.5 V OE to A 2.7 V 1.5 V 1.5 V VCCA = 2.7 to 3.6 V VCCB = 50.5 V OE to B 2.7 V 1.5 V 1/2 VCCB OE to A 2.7 V 1.5 V 1.5 V V OL V OH tr 90 % Vref1 GND VIH
Waveform - B
Symbol
VOH-0.3 V VOH-0.15 V VOH-0.3 V VOH-0.3 V VOH-0.3 V VOH-0.3 V VOL+0.3 V VOL+0.15 V VOL+0.3 V VOL+0.3 V VOL+0.3 V VOL+0.3 V
Notes: 1. All input pulses are supplied by generators having the following characteristics : PRR 10 MHz, ZO = 50 , tr 2.5 ns, tf 2.5 ns. 2. Waveform - A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform - B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Oct. 21, 2004 page 9 of 10
HD74LVCC3245A
Package Dimensions
As of January, 2003
Unit: mm
7.80 8.10 Max 24 13
1
12 0.65 1.0 0.13 M 0.65 Max 6.40 0.20 0 - 8
*0.20 0.05
4.40
*0.15 0.05
1.10 Max
0.10
0.07 +0.03 -0.04
0.50 0.10
*Ni/Pd/Au plating
Package Code JEDEC JEITA Mass (reference value)
TTP-24DBV -- -- 0.09 g
Rev.2.00 Oct. 21, 2004 page 10 of 10
Sales Strategic Planning Div.
Keep safety first in your circuit designs!
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
http://www.renesas.com
(c) 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .2.0

▲Up To Search▲

Price & Availability of HD74LVCC32

	To Download HD74LVCC32 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .